

6510 Instructions by Addressing Modes

off- set	+++++++ 00	Positive 20	+++++++ 40	60	----- 80	Negative a0	----- c0	e0	mode
+00	BRK Impl/immed	JSR	RTI	RTS	NOP*	LDY	CPY	CPX	
+01	ORA (indir,x)	AND	EOR	ADC	STA	LDA	CMP	SBC	
+02	t /immed	t	t	t	NOP*t	LDX	NOP*t	NOP*t	?
+03	SLO* (indir,x)	RLA*	SRE*	RRA*	SAX*	LAX*	DCP*	ISB*	
+04	NOP* Zeropage	BIT	NOP*	NOP*	STY	LDY	CPY	CPX	
+05	ORA Zeropage	AND	EOR	ADC	STA	LDA	CMP	SBC	
+06	ASL Zeropage	ROL	LSR	ROR	STX	LDX	DEC	INC	
+07	SLO* Zeropage	RLA*	SRE*	RRA*	SAX*	LAX*	DCP*	ISB*	
+08	PHP	PLP	PHA	PLA	DEY	TAY	INY	INX	Implied
+09	ORA Immediate	AND	EOR	ADC	NOP*	LDA	CMP	SBC	
+0a	ASL Accu/impl	ROL	LSR	ROR	TXA	TAX	DEX	NOP	
+0b	ANC** Immediate	ANC**	ASR**	ARR**	ANE**	LXA**	SBX**	SBC*	
+0c	NOP* Absolute	BIT	JMP	JMP ()	STY	LDY	CPY	CPX	
+0d	ORA Absolute	AND	EOR	ADC	STA	LDA	CMP	SBC	
+0e	ASL Absolute	ROL	LSR	ROR	STX	LDX	DEC	INC	
+0f	SLO* Absolute	RLA*	SRE*	RRA*	SAX*	LAX*	DCP*	ISB*	
+10	BPL Relative	BMI	BVC	BVS	BCC	BCS	BNE	BEQ	
+11	ORA (indir),y	AND	EOR	ADC	STA	LDA	CMP	SBC	
+12	t	t	t	t	t	t	t	t	?
+13	SLO* (indir),y	RLA*	SRE*	RRA*	SHA**	LAX*	DCP*	ISB*	
+14	NOP* Zeropage,x	NOP*	NOP*	NOP*	STY	LDY	NOP*	NOP*	
+15	ORA Zeropage,x	AND	EOR	ADC	STA	LDA	CMP	SBC	
+16	ASL	ROL	LSR	ROR	STX y)	LDX y)	DEC	INC	

Zeropage, x									
+17	SLO*	RLA*	SRE*	RRA*	SAX* y)	LAX* y)	DCP*	ISB*	
Zeropage, x									
+18	CLC	SEC	CLI	SEI	TYA	CLV	CLD	SED	Implied
+19	ORA	AND	EOR	ADC	STA	LDA	CMP	SBC	
Absolute, y									
+1a	NOP*	NOP*	NOP*	NOP*	TXS	TSX	NOP*	NOP*	Implied
+1b	SLO*	RLA*	SRE*	RRA*	SHS**	LAS**	DCP*	ISB*	
Absolute, y									
+1c	NOP*	NOP*	NOP*	NOP*	SHY**	LDY	NOP*	NOP*	
Absolute, x									
+1d	ORA	AND	EOR	ADC	STA	LDA	CMP	SBC	
Absolute, x									
+1e	ASL	R0L	LSR	R0R	SHX**y)	LDX y)	DEC	INC	
Absolute, x									
+1f	SLO*	RLA*	SRE*	RRA*	SHA**y)	LAX* y)	DCP*	ISB*	
Absolute, x									

R0R intruccion is available on MC650x microprocessors after June, 1976.

Legend:

- t Jams the machine
- *t Jams very rarely
- *
- ** Unusual operation
- y) indexed using Y instead of X
- () indirect instead of absolute

Note that the NOP instructions do have other addressing modes than the implied addressing. The NOP instruction is just like any other load instruction, except it does not store the result anywhere nor affects the flags.

From: <https://codebase64.org/> - Codebase 64 wiki

Permanent link: https://codebase64.org/doku.php?id=base:6510_instructions_by_addressing_modes

Last update: 2015-04-17 04:30

